

Figure 1 Block Diagram of Preferred Multi Channel Desynchronizer




Fig. 1

Arithmetic Unit Block Diagram




Fig 2

**Memory Map of RAM#1
for desynchronizing 12
channels of DS3 signal
dropped from OC-12
signal**

Ch#1 FIFO Address Difference
Ch#2 FIFO Address Difference
Ch#3 FIFO Address Difference
Ch#4 FIFO Address Difference
Ch#5 FIFO Address Difference
Ch#6 FIFO Address Difference
Ch#7 FIFO Address Difference
Ch#8 FIFO Address Difference
Ch#9 FIFO Address Difference
Ch#10 FIFO Address Difference
Ch#11 FIFO Address Difference
Ch#12 FIFO Address Difference
0
8
1/64 of UI Phase Increment
1/64

**Memory Map of RAM#2
for desynchronizing 12 channels of DS3
signal dropped from OC-12 signal**

Ch#1 Accumulated FIFO Address Difference
Ch#2 Accumulated FIFO Address Difference
Ch#3 Accumulated FIFO Address Difference
Ch#4 Accumulated FIFO Address Difference
Ch#5 Accumulated FIFO Address Difference
Ch#6 Accumulated FIFO Address Difference
Ch#7 Accumulated FIFO Address Difference
Ch#8 Accumulated FIFO Address Difference
Ch#9 Accumulated FIFO Address Difference
Ch#10 Accumulated FIFO Address Difference
Ch#11 Accumulated FIFO Address Difference
Ch#12 Accumulated FIFO Address Difference
Ch#1 Pointer Adjustment Bits #
Ch#2 Pointer Adjustment Bits #
Ch#3 Pointer Adjustment Bits #
Ch#4 Pointer Adjustment Bits #
Ch#5 Pointer Adjustment Bits #
Ch#6 Pointer Adjustment Bits #
Ch#7 Pointer Adjustment Bits #
Ch#8 Pointer Adjustment Bits #
Ch#9 Pointer Adjustment Bits #
Ch#10 Pointer Adjustment Bits #
Ch#11 Pointer Adjustment Bits #
Ch#12 Pointer Adjustment Bits #
Spare Address for Holding Intermediate Values

NOTE: N can be chosen
for specific leak rate.
Few more addresses can
be added to the RAM#1
address space to enable
adaptive bit leak rate!

Arithmetic Unit Block Diagram




Fig. 4

Arithmetic Unit Block Diagram




Fig. 5

Arithmetic Unit Block Diagram




Fig. 6

Arithmetic Unit Block Diagram




Fig. 7




Fig. 8




Fig. 9

Arithmetic Unit Block Diagram




Fig. 10

Arithmetic Unit Block Diagram




Fig. 11

Endless Phase Modulators Common Control Block




Fig. 12

Figure 13 Endless Phase Modulator Delay Line




Fig. 13

Figure 14 Delay Line Calibration Circuit




Fig. 14

Figure 15 Alternate Embodiment Using SSB Modulators




Fig. 15




FIG 16




Fig 17




Fig 18